







POWER SYSTEM





EXPANDED PORT




Title		
iCore		
Size	Document Number	Rev
A	1_Diagram	0
Date:	Tuesday, October 23, 2012	Sheet 2 of 5




3.3V (BUCK)




2.5V (LDO)












1.2V (LDO)




Title		
iCORE		
Size	Document Number	Rev
A	2_POWER	0
Date:	Tuesday, October 23, 2012	Sheet 3 of 5




Title			iCORE		
Size	Document Number	Rev			
B	3_ARM	0			
Date:	Tuesday, October 23, 2012	Sheet	4	of	5



FPGA JTAG



AS CONFIG



Title	iCore	
Size	Document Number	Rev 0
Date:	Tuesday, October 23, 2012	Sheet 5 of 5