



产品规格书

Product Type: 10.1" TFT LCD Module

LCD Nunmber: CLAP101NC01CW

HLY Module No. : HLY101ML282-18A

CUSTOMER	PREPARE BY	CHECK BY	APPROVED BY
APPROVED			
SUPPLIER	PREPARE BY	CHECK BY	APPROVED BY
APPROVED	Xianguang Zeng		Shenping Pan

深圳市鴻富海電子有限公司

Address: Room 1601-1603, Hailrun Complex Hotdl, Shennan Road NO.6021, Futian District, S. Z.

Factory: Bldg. 7, HongFuHai industry zone, Sili Road Guanlan Town Baoan District, S. Z.

Tel: (86)-755-33959928

Fax: (86)-755-33959915

Web: www.Hly-LCM.com

[illegible]



Document Revision History				
Change No.	Date	Subject And Reason	Version No.	Responser
1	2011.09.22	New	01	Xianguang Zeng



1.0 General Description

CLAP101NC01CW is 10.1" color TFT-LCD (Thin Film Transistor Liquid Crystal Display) OLB module (finish outer lead bonding) composed of LCD panel and driver ICs (the backlight is not included in this OLB module).

The 10.1" screen produces 1024(*3)X600 resolution image. By applying R.G.B. input signal, full color images are displayed.

1.General information

Item	Specification	Unit
Outline Dimension	235 (H) x143 (V) x4.5 (D)	mm
Display area	222.72 (H) ×125.28 (V)	mm
Number of Pixel	1024(H) × 3(RGB)×600(V)	pixels
Pixel pitch	0.2175(H)×0.2088(V)	mm
Pixel arrangement	RGB Vertical stripe	
Number of color	16.2M	
Response Time (Tr+Tf)	20ms (typ.)	
Panel Transmittance	5.9 (TYP.)	%
Power Consumption(W)	480mW(typ.)	
Color Filter Array	RGB vertical strip	
Surface Treatment	Anti-Glare, Hardness:3H	

2. ABSOLUTE MAXIMUM RATINGS

Item	Symbo	Min.	Max.	Unit	Note
Digital Supply Voltage	DVDD VDD-LVDS	-0.3	5	V	
Analog Supply Voltage	AVDD	-0.5	15	V	
Gate On Voltage	VGH	-0.3	42	V	
Gate Off Voltage	VGL	-20	0.3	V	
Gate. On-Gate. Off. Voltage	VGH-VGL	-0.3	40	V	
Signal Input Voltage	NIND0 ~ NIND3 PIND0 ~ PIND3 NINC, PINC	-0.5	5	V	

3.0 Optical Characteristics

3.1 Optical specification

Item		Symbol	Condition	Min.	Typ.	Max	Unit
Panel Transmittance		T	—	5.5	5.9	—	%
LCM luminance (Center)		Y_L	I=120mA	150	180	—	cd/m ²
Response time	Rising	T_R	Point-5	—	20	40	ms
	Falling	T_F					
Viewing Angle	Horizontal	f	Point-5 $CR \geq 10$	120	140	—	.
	Vertical	q		100	120	—	
Color Filter Chromaticity	White.	X	$q=f = 0^\circ$	0.30	0.32	0.34—	°
		Y		0.32	0.34	0.36—	°
Color Filter Chromaticity	Red	X	$q=f = 0^\circ$	(TBD)	(TBD)	(TBD)	
		Y		(TBD)	(TBD)	(TBD)	
	Green	X	$q=f = 0^\circ$	(TBD)	(TBD)	(TBD)	
		Y		(TBD)	(TBD)	(TBD)	
	Blue	X	$q=f = 0^\circ$	(TBD)	(TBD)	(TBD)	
		Y		(TBD)	(TBD)	(TBD)	

Note 1: Definition of Response Time.(White-Black)

The response time is defined as the time interval between the 10% and 90% amplitudes.




Fig. 6-1 Measuring point

Note 2: Definition of Viewing Angle(θ, ψ)





Fig.6-2 Definition of Viewing Angle

Note 3: Under C light

4. ELECTRICAL CHARACTERISTICS


4.1 Typical operation conditions

Ta=25℃

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	NOTE
Digital Power Supply Voltage For LCD	VDD VDD_LVDS	3	3.3	3.6	V	
Logic Input Voltage (LVDS:IN+,IN-)	VCM	$\frac{ VID }{2}$	-	$2.4 - \frac{ VID }{2}$	V	Note1
	VID	200	-	600	mV	Note1
	VTH	-	-	100	mV	VCM=1.2V Note1
	VTL	-100	-	-	mV	
Analog Power Supply Voltage	AVDD	9.4	9.6	9.8	V	
Gate On Power Supply Voltage	VGH	17	18	19	V	
Gate Off Power Supply Voltage	VGL	-6.6	-6	-5.4	V	
Common Power Supply Voltage	VCOM	TBD	4.0	TBD	V	Note2
Gamma Voltage	V1		9.02		V	
	V2		9.01		V	
	V3		7.62		V	
	V4		7.15		V	
	V5		6.85		V	
	V6		6.52		V	
	V7		6.46		V	
	V8		3.58		V	
	V9		3.5		V	
	V10		3.1		V	
	V11		2.76		V	
	V12		2.23		V	
	V13		0.67		V	
	V14		0.63		V	

【Note1】

LVDS signal



【Note2】 Please adjust VCOM to make the flicker level be minimum.

4.2 TFT-LCD Current consumption

ITEM	SYMBOL	Condition	MIN	TYPE	MAX	UNIT	NOTE
Gate on power current	IVGH	VGH = 18V	-	0.5	1	mA	Note1
Gate off power current	IVGL	VGL = -6V	-	0.5	1	mA	Note1
Digital power current	IVDD	VDD = 3.3V	-	40	50	mA	Note1
Analog power current	IAVDD	AVDD = 9.6V	-	35	45	mA	Note1
Total Power Consumption	PC		-	480	621	mW	Note1

Note1: Typical: Under 256 gray pattern
Maximum: Under black pattern



256 gray pattern




Black Pattern

3.3 Power · Signal sequence

Power On : VDD → AVDD/VGL → VGH → Video & Logic Signal → Backlight

Power Off : Backlight → Video & Logic Signal → VGH → AVDD/VGL → VDD




4.3 Timing characteristics of input signals

(1)Timing Specification


Timing Specification				Symbol	Min	Typ	Max	Unit
Item								
LVDS input signal sequence	CLK Frequency			tclk	41	51.2	57	MHz
LCD input signal sequence (Input LVDS Transmitter)	DENA	Horizontal	Horizontal total Time	t _H	1214	1344	1364	tCLK
			Horizontal effective Time	t _{HA}	1024			tCLK
			Horizontal Blank Time	t _{HB}	190	320	340	tCLK
		Vertical	Vertical total Time	t _V	615	635	645	t _H
			Vertical effective Time	t _{VA}	600			t _H
			Vertical Blank Time	t _{VB}	15	35	45	t _H

(2)Timing Chart


Horizontal Timing Sequence



Vertical Timing Sequence



LVDS Input Data mapping





5. INTERFACE CONNECTION

5.1 CN1(Signal of interface)


PIN NO	SYMBOL	DESCRIPTION
1	AGND	Analog ground
2	AVDD	Analog power
3	VDD	Digital power
4	GND	Digital ground
5	VCOM	Common voltage
6	VDD	Digital power
7	GND	Digital ground
8	V14	Gamma correction voltage reference
9	V13	Gamma correction voltage reference
10	V12	Gamma correction voltage reference
11	V11	Gamma correction voltage reference
12	V10	Gamma correction voltage reference
13	V9	Gamma correction voltage reference
14	V8	Gamma correction voltage reference
15	GND	Digital ground
16	VDD_LVDS	LVDS power
17	GND	Digital ground
18	PIND3	Positive LVDS differential data inputs
19	NIND3	Negative LVDS differential data inputs
20	GND	Digital ground
21	PINC	Positive LVDS differential clock inputs
22	NINC	Negative LVDS differential clock inputs
23	GND	Digital ground
24	PIND2	Positive LVDS differential data inputs
25	NIND2	Negative LVDS differential data inputs
26	GND	Digital ground
27	PIND1	Positive LVDS differential data inputs
28	NIND1	Negative LVDS differential data inputs
29	GND	Digital ground
30	PIND0	Positive LVDS differential data inputs
31	NIND0	Negative LVDS differential data inputs
32	GND	Digital ground
33	GND_LVDS	LVDS ground
34	GRB	Global reset pin. Active low to enter reset state. Suggest to connecting with an RC reset circuit for stability. Normally pull high. (R=10K Ω , C=0.1 μ F)
35	STBYB	Standby mode, normally pull high STBYB=" 1" , normal operation STBYB=" 0" ,timing control, source driver will turn off, all output are high-Z
36	SHLR	Left or right display control
37	VDD	Digital power
38	UPDN	Up / down display control
39	AGND	Analog ground
40	AVDD	Analog power
41	VCOM	Common voltage
42	DITH	Dithering function enable control. Normally pull low DITHER = "1" , Enable internal dithering function DITHER = "0" , Disable internal dithering function
43	GND	Digital ground
44	VDD	Digital Power
45	GND	Digital ground
46	V7	Gamma correction voltage reference
47	V6	Gamma correction voltage reference
48	V5	Gamma correction voltage reference
49	V4	Gamma correction voltage reference

50	V3	Gamma correction voltage reference
51	V2	Gamma correction voltage reference
52	V1	Gamma correction voltage reference
53	GND	Digital ground
54	VDD	Digital power
55	GND	Digital ground
56	VGH	Positive power for TFT
57	VDD	Digital power for Gate IC
58	VGL	Negative power for TFT
59	GND	Digital ground for Gate IC
60	NC	Not connect

Remarks :

- 1) Mating connector : 089K60-000100-G2-R (STARCONN)
- 2) UPDN and SHLR control function

UPDN	SHLR	FUNCTION
0	1	Normal display
0	0	Inverse Left and Right
1	1	Inverse Up and Down
1	0	Inverse Left and Right Inverse Up and Down



6. RELIABILITY TEST

(These tests are conducted with CPT backlight.)

6.1 Temperature and Humidity

TEST ITEMS	CONDITIONS	NOTE
High Temperature Operation	70℃ ;240hrs	
High Temperature Storage	80℃ ; 240hrs	
High Temperature High Humidity Operation	60℃ ; 90%RH ;240hrs	No condensation
Low Temperature Operation	-20℃ ; 240hrs	Backlight unit always turn on
Low Temperature Storage	-30℃ ; 240hrs	
Thermal Shock	-30℃ (0.5hr) ~ 80℃ (0.5hr) ; 200 Cycles	
Image Sticking	25℃±2℃ ; 24hrs	Note 1.

Note 1. :

Condition of Image Sticking test : 25℃±2℃

Operation with test pattern sustained for 24 hrs, then change to gray pattern immediately.

After 5 mins, the mura must be disappeared completely .





Image Sticking -pattern



Mid-Gray pattern

6.2 Shock and Vibration

TEST ITEMS	CONDITIONS
Shock (Non-operation)	<ul style="list-style-type: none"> Shock level: 980m/s²(equal to 100G). Waveform: half sinusoidal wave,6ms. Number of shocks: 1X,±Y,±Z axes for a total of six shock inputs.
Vibration (Non-operation)	<ul style="list-style-type: none"> Frequency range:8~33.3Hz Stroke : 1.3 mm Vibration: sinusoidal wave, perpendicular axis(both x, y axis: 2hrs ,z axis: 4hrs). Sweep: 2.9G,33.3 Hz -400 Hz Cycle time: 15 min

6.3 Electrostatic Discharge

TEST ITEM	CONDITIONS	NOTE
ESD	150pF , 330Ω , ±8kV&±15kV air& contact test	1
	200pF , 0Ω , ±200V contact test	2

Note: Measure point :

1. LCD glass and metal bezel
2. IF connector pins

6.4 Judgment Standard


The judgment of the above test should be made as follow:

Pass: Normal display image with no obvious non-uniformity and no line defect.

Partial transformation of the module parts should be ignored.

Fail: No display image, obvious non-uniformity, or line defects.

7.0 Outline dimension



Notes:

1. Unit: m
2. Do not scale drawing.
3. All radii without dimension R0.2
4. Luminous intensity(9 AVG):
 150cd/m^2 (Min) ; 180cd/m^2 (Typ) ;
 150cd/m^2 (Max)
5. Uniformity : 75%(Min)
VF:9V (Min);9.9V (Typ) ; 1F:120m (Fix)
6. The color coord inates:

	MIN	TYP	MAX
x	0.30	0.32	0.34
y	0.32	0.34	0.36

7. Δ Modification rev. number
8. draft angle 1.0°
9. General Tolerance: ± 0.2
10. Mark mold cavity identification in recess approximately where indicated.
11. "*" For important dimension; () for reference dimension
12. Rolls must be complied (use lead-free process)

8. Packing form

