

## Stellaris<sup>®</sup> LM3S9B92 RevC1 Errata

This document contains known errata at the time of publication for the Stellaris LM3S9B92 microcontroller. The table below summarizes the errata and lists the affected revisions. See the data sheet for more details.

See also the ARM<sup>®</sup> Cortex<sup>™</sup>-M3 errata, ARM publication number PR326-PRDC-009450 v2.0.

**Table 1. Revision History**

Date	Revision	Description
January 2011	3.7	<ul style="list-style-type: none"> <li>Added issue "The PIOSC cannot be calibrated by the user" on page 3.</li> <li>Added diagram to issue "Flash corruption or device failure may occur at power on" on page 8 for industrial temperature circuits.</li> <li>Combined "ROM_USBHostMode function is incorrect" and "ROM_CANBitRateSet function is incorrect" into a single item, renamed it to "Some ROM functions are incorrect," and added an additional function.</li> <li>Added issue "Special configuration considerations for PB0 and PB1 when used as GPIO" on page 13.</li> </ul>
December 2010	3.6	<ul style="list-style-type: none"> <li>Updated diagram for issue "Flash corruption or device failure may occur at power on" on page 8 and clarified the power-on constraints.</li> </ul>
November 2010	3.5	<ul style="list-style-type: none"> <li>Updated diagram for issue "Flash corruption or device failure may occur at power on" on page 8 and added clarification.</li> </ul>
November 2010	3.4	<ul style="list-style-type: none"> <li>Updated diagram for issue "Flash corruption or device failure may occur at power on" on page 8.</li> </ul>
October 2010	3.3	<ul style="list-style-type: none"> <li>Added issue "ROM_USBHostMode function is incorrect".</li> <li>Added issue "ROM_CANBitRateSet function is incorrect".</li> <li>Added additional information about the effect of "Deep-Sleep mode must not be used" on page 7 issue on USB operation.</li> <li>Added issue "Flash corruption or device failure may occur at power on" on page 8.</li> <li>Added issue ???.</li> <li>Added issue "USB compliance test issue: USB embedded host low-speed, far-end signal compliance tests fail" on page 20.</li> </ul>
September 2010	3.2	<ul style="list-style-type: none"> <li>Split RevC1 errata and RevC3 errata into two separate documents.</li> <li>Removed the "Startup time after power-on reset exceeds specification" issue because the values in the data sheet have been modified.</li> <li>Additional minor clarifications and corrections.</li> </ul>
July 2010	3.1	<ul style="list-style-type: none"> <li>Added issue "The RTRIS bit in the UARTRIS register is only set when the interrupt is enabled" on page 18.</li> <li>Clarified workaround and corrected silicon revisions affected on "Slow V<sub>DD</sub> ramp may occasionally cause device failures" on page 20.</li> </ul>
June 2010	3.0	<ul style="list-style-type: none"> <li>Added statement to "Reset patch is required" on page 5 that the vector table must be located at address 0x1000.</li> </ul>

Date	Revision	Description
June 2010	2.9	<ul style="list-style-type: none"> <li>Clarified "Reset patch is required" on page 5.</li> <li>Added issue "Mass erase must not be used if Flash protection bits are used" on page 7.</li> <li>Added issue "Page erase or program must not be performed on a protected Flash page" on page 8.</li> <li>Added issue "Slow V<sub>DD</sub> ramp may occasionally cause device failures" on page 20.</li> </ul>
May 2010	2.8	<ul style="list-style-type: none"> <li>Clarified "Reset patch is required" on page 5.</li> <li>Added issue "Boot Loader in ROM is unusable" on page 4.</li> </ul>
April 2010	2.7	<ul style="list-style-type: none"> <li>Added information to "Software Considerations" appendix.</li> <li>Additional minor clarifications and corrections.</li> </ul>
April 2010	2.6	<ul style="list-style-type: none"> <li>Started tracking revision history.</li> </ul>

**Table 2. List of Errata**

Erratum Number	Erratum Title	Module Affected	Revision(s) Affected
1.1	The PIOSC cannot be calibrated by the user	System Control	C1, C3
2.1	Boot Loader in ROM is unusable	ROM	C1
2.2	Some ROM functions are incorrect	ROM	C1, C3
3.1	Reset patch is required	Flash Memory	C1
3.2	Deep-Sleep mode must not be used	Flash Memory	C1, C3, C5
3.3	Mass erase must not be used if Flash protection bits are used	Flash Memory	C1, C3, C5
3.4	Page erase or program must not be performed on a protected Flash page	Flash Memory	C1, C3, C5
3.5	Flash corruption or device failure may occur at power on	Flash Memory	C1, C3
4.1	The $\mu$ DMA controller fails to generate capture mode DMA requests from Timer A in the Timer modules	$\mu$ DMA	C1, C3, C5
5.1	Schmitt input feature does not function correctly	GPIO	C1
5.2	Special configuration considerations for PB0 and PB1 when used as GPIO	GPIO	C1, C3, C5
6.1	The General-Purpose Timer match register does not function correctly in 32-bit mode	General-Purpose Timers	C1, C3, C5
6.2	A spurious DMA request is generated when the timer rolls over in Input-Edge Time mode	General-Purpose Timers	C1, C3, C5
6.3	A spurious DMA request is generated when the timer rolls over the 16-bit boundary	General-Purpose Timers	C1, C3, C5
6.4	The value of the prescaler register is not readable in Edge-Count mode	General-Purpose Timers	C1, C3, C5
6.5	ADC trigger and Wait-on-Trigger may assert when the timer is disabled	General-Purpose Timers	C1, C3, C5
6.6	Wait-on-Trigger does not assert unless the TnOTE bit is set	General-Purpose Timers	C1, C3, C5

Erratum Number	Erratum Title	Module Affected	Revision(s) Affected
6.7	Do not enable match and timeout interrupts in 16-bit PWM mode	General-Purpose Timers	C1, C3, C5
6.8	Do not use $\mu$ DMA with 16-bit PWM mode	General-Purpose Timers	C1, C3, C5
6.9	Writing the GPTMTnV register does not change the timer value when counting up	General-Purpose Timers	C1, C3, C5
6.10	The prescaler does not work correctly when counting up in periodic or one-shot mode	General-Purpose Timers	C1, C3, C5
6.11	Snapshot must be enabled in both Timer A and B when in 32-bit snapshot mode	General-Purpose Timers	C1, C3, C5
7.1	Writes to Watchdog Timer 1 module WDTLOAD register sometimes fail	Watchdog Timers	C1, C3, C5
8.1	ADC hardware averaging produces erroneous results in differential mode	ADC	C1, C3, C5
9.1	Phantom interrupts occur in Smart Card mode	UART	C1
9.2	The RTRIS bit in the UARTRIS register is only set when the interrupt is enabled	UART	C1, C3, C5
10.1	Encoding error in the Ethernet MAC LED Encoding (MACLED) register	Ethernet Controller	C1, C3, C5
11.1	USB compliance test issue: USB full-speed, far-end signal compliance tests fail with 5 m cable	USB	C1, C3
11.2	USB compliance test issue: USB embedded host low-speed, far-end signal compliance tests fail	USB	C1, C3
12.1	Slow $V_{DD}$ ramp may occasionally cause device failures	Electrical Characteristics	C1

# 1 System Control

## 1.1 The PIOSC cannot be calibrated by the user

### Description:

The PIOSC is trimmed by the factory, but cannot be user calibrated using the `UPDATE` bit in the **Precision Internal Oscillator Calibration (PIOSCCAL)** register.

### Workaround:

None.

### Silicon Revision Affected:

C1, C3

### Fixed:

Fixed on parts with date codes of 0x13 (March, 2011) or later.

## 2 ROM

### 2.1 Boot Loader in ROM is unusable

**Description:**

The reset patch that is pre-programmed into Flash memory (see "Reset patch is required" on page 5) makes the Boot Loader in ROM unusable.

**Workaround:**

On parts with a date code of 05 (May, 2010) or later (see "Part Marking Examples" on page 6), a UART-only flash loader is pre-programmed into Flash memory at 0x1000 (similar to the serial flash loader that is provided on Stellaris parts that do not have a ROM). This flash loader uses the same protocol as boot loader in ROM but only operates via UART0. Unlike the boot loader, it is a one-time-use loader; if true boot loader functionality is required, the flash loader should be used to load a boot loader. LM Flash Programmer can be used to communicate with the flash loader by selecting the serial interface on the main tab.

For more details on the flash loader protocol, see the UART section in the Boot Loader appendix in your data sheet.

**Silicon Revision Affected:**

C1

**Fixed:**

Fixed in Rev C3.

### 2.2 Some ROM functions are incorrect

**Description:**

The following ROM functions do not work and should not be used.

- ROM\_USBHostMode
- ROM\_CANBitRateSet
- ROM\_uDMAChannelTransferSet()

**Workaround:**

Use the StellarisWare functions in Flash memory.

**Silicon Revision Affected:**

C1, C3

**Fixed:**

Fixed in Rev C5.

## 3 Flash Memory

### 3.1 Reset patch is required

#### Description:

An error in the design of a production test mode can cause software to crash in certain rare instances. A reset patch pre-programmed into Flash memory provides an effective workaround.

In addition, there is an approximately 1 in 100,000 chance that executing any type of reset other than a power-on reset may cause the core to hang. These reset types include:

- Watchdog reset
- Brown-out reset
- Software reset
- Reset pin assertion
- Main oscillator fail

#### Workaround:

The required software change is pre-programmed into the 4-KB block of Flash memory at address 0x0000.0000 and is protected from being erased or programmed. In addition, the second 2-KB block at address 0x0000.0800 is not readable. The patch also requires an interrupt handler, which must be hooked to the Flash interrupt in the main vector table.

The patch places the following requirements on applications:

- Interrupts must be enabled for a minimum of 5 continuous seconds every 2 hours because the patch runs in the context of the Flash interrupt handler.
- Any interrupt that is higher priority than the Flash interrupt may not program or erase Flash memory.
- Applications must be aware that the master Cortex-M3 interrupt in the NVIC is enabled as part of the workaround initialization, which is likely to occur before the application would normally enable interrupts. Care must be taken to ensure that this condition is taken into account when initializing other peripherals and interrupts.
- On rare occasions, a Flash interrupt may take up to 2 ms to be processed. Worst case, this may happen twice per every 12 hours of running time.
- The ROM boot loader does not function. If you need a boot loader, put the StellarisWare boot loader in Flash memory, ensuring that the linker file has a start address of 0x0000.1000
- The option to force the ROM boot loader to execute at reset with an external pin does not function. Changing the `PORT` and `PIN` fields of the **Boot Configuration (BOOTCFG)** register has no effect.

To protect the pre-programmed code in Flash memory, the following restrictions apply to the use of the device:

- The mass erase function using the `MERASE` bit in the **Flash Memory Control (FMC)** register does not erase the part.

- A toggle-mass erase must not be executed, meaning that the debug port unlock sequence in LMFlash Programmer must not be executed.
- The vector table must be located at address 0x1000 and application code must be configured to run from address 0x1000.
- Because the first 4-KB block of Flash memory is protected, the **Flash Memory Protection Read Enable 0 (FMPRE0)** and **Flash Memory Protection Program Enable 0 (FMPPE0)** registers cannot be used by application software.

Refrain from implementing the internal watchdog, brown-out, and main oscillator failure resets and don't use an external reset. If the device hangs, execute a power-on reset.


A software reset can still be executed by calling `WorkaroundSysCtlReset()` in the place of `SysCtlReset()` and `ROM_SysCtlReset()`.

See Appendix A on page 22 for further information on how to implement code for these devices and use debugging tools.

Note that two versions of the patch code have been released. Devices that have the patch code pre-programmed in Flash memory have a silver metallic dot located on the pin1 indicator. Devices that have the patch code plus a UART-only flash loader pre-programmed in Flash memory (see "Boot Loader in ROM is unusable" on page 4) have a date code of 05 (May, 2010) or later. See Part Marking Examples below. In addition, a 32-bit date code is programmed at address 0x0000.07F8 and a 32-bit patch revision number programmed at address 0x0000.07FC.

### Part Marking Examples

The silver metallic dot on the part indicating that the patch code was pre-programmed in Flash memory looks like the following:



Before

Pin 1 Marked  
After WW15, 2010

Parts with a date code of 05 (May, 2010) or later contain the patch plus a UART-only flash loader (see "Boot Loader in ROM is unusable" on page 4). To determine the date code of your part, look at the third line in the part markings, at the fourth and fifth characters following the dash (highlighted in red below). The first number after the dash indicates the last decimal digit of the year. The next character indicates the month, in hexadecimal. So, in the below example, the 9B indicates a date code of November, 2009.



The table below shows some example date codes:

Date Code	Date
9B	November, 2009
9C	December, 2009
01	January, 2010
02	February, 2010
03	March, 2010
04	April, 2010
05	May, 2010
06	June, 2010
07	July, 2010
08	August, 2010
09	September, 2010
0A	October, 2010
0B	November, 2010
0C	December, 2010

**Silicon Revision Affected:**

C1

**Fixed:**

Fixed in Rev C3.

## 3.2 Deep-Sleep mode must not be used

**Description:**

Deep-sleep mode must not be used.

Due to this erratum, the use of this device in USB bus-powered applications is prohibited because sleep mode current consumption exceeds the USB specification.

**Workaround:**

Use Sleep or Hibernation mode.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## 3.3 Mass erase must not be used if Flash protection bits are used

**Description:**

The mass erase function using the `MERASE` bit in the **Flash Memory Control (FMC)** register must not be used in systems that clear any of the **Flash Memory Protection Program Enable n (FMPPE<sub>n</sub>)** bits. For Rev C1 devices, this means that mass erase must not be used because bits in the **FMPPE0** registers are cleared to protect the reset patch that is stored in the first block of Flash memory. For Rev C3 and C5 devices, mass erase can be used as long as none of the **FMPPE<sub>n</sub>** bits are cleared.

**Workaround:**

Erase Flash memory with the page erase function using the `ERASE` bit in the **FMC** register instead of the mass erase function.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

### 3.4 Page erase or program must not be performed on a protected Flash page

**Description:**

The erase function using the `ERASE` bit in the **Flash Memory Control (FMC)** register and the program function using the `WRITE` bit in the **FMC** register or the `WRBUF` bit in the **FMC2** register must not be used in systems that clear the bit in **FMPPEn** that corresponds to that page of Flash. For C1 devices, this means that erase and program of locations 0x0 through 0xFFF must not be used because bits in the **FMPPE0** registers are cleared to protect the reset patch that is stored in the first block of Flash memory. For Rev C3 and C5 devices, erase and program can be used as long as neither of the corresponding **FMPPEn** bits are cleared.

**Workaround:**

Only erase and program memory that is not protected by the corresponding **FMPPEn** bits.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

### 3.5 Flash corruption or device failure may occur at power on

**Description:**

There is a small risk of flash corruption or device failure on power up. The issue can occur with certain  $V_{DD}$  and  $V_{DDC}$  power sequences. The failure is not in the flash memory itself but in the control logic to the flash.

**Workaround:**

To eliminate the risk of flash corruption, two power-on requirements must be met:

- The ramp of both  $V_{DD}$  and  $V_{DDC}$  must begin below 0.2 V.
- $V_{DDC}$  must reach at least 1.0 V before  $V_{DD}$  rises above 1.5 V.


Figure 1 on page 9 details these requirements. Three workaround circuits have been identified that meet these requirements and are described below.

Normally  $V_{DDC}$  is supplied by the device's internal voltage regulator from the LDO output pin, however in some circuits the internal regulator may not meet this  $V_{DDC}$  timing requirement. A circuit combining an external 1.2 V regulator, a voltage supervisor and a power switch can be used to ensure that



this timing requirement are met. The 1.2 V regulator has an integrated Power-OK (POK) circuit that is used to enable  $V_{DD}$  when  $V_{DDC}$  reaches 1.08 V. During power-down or transient conditions, the POK circuit disables the load switch if  $V_{DDC}$  drops below 1.02 V or  $V_{DD}$  drops below 1.5 V. The load switch has an internal clamp to accelerate  $V_{DD}$  decay.

**Figure 1.  $V_{DDC}$  and  $V_{DD}$  Rise Time Relationships**



When implementing this workaround, it is important to consider all possible power conditions for the system, including:

- Brown-out (momentary sags in the power source)
- Switch and contact bounce
- Other EMI susceptibility tests
- Various battery and power source disturbances

Three recommended circuits that eliminate the occurrence of this issue are shown below. Although the LDO regulator output is unused in the workaround circuit, a capacitor (1-3  $\mu\text{F}$ ) must remain connected for regulator stability. In addition, the  $\text{LDO}$  pin of the Stellaris device must be disconnected from the external 1.2 V LDO to prevent electronic over stress of the pin. All of these circuits include two jumpers which provide the option to bypass the workaround circuit for future silicon revisions.

Figure 2 shows a small chip-scale load switch to control  $V_{DD}$ . This circuit is suitable for  $V_{DD}$  current up to 2 A peak.





Figure 3 on page 10 shows a larger SOT-packaged load switch with  $V_{DD}$  current capabilities up to 400 mA peak (both channels in parallel).



***Texas Instruments***

11



**Fixed:**

Fixed on C5.

## 4 **μDMA**

### 4.1 **The μDMA controller fails to generate capture mode DMA requests from Timer A in the Timer modules**

**Description:**

The μDMA controller fails to generate DMA requests from Timer A in the General-Purpose Timer modules when in the Event Count and Event Time modes.

**Workaround:**

Use Timer B.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## 5 **GPIO**

### 5.1 **Schmitt input feature does not function correctly**

**Description:**

The Schmitt input on digital inputs may generate spurious transitions when connected to low slew-rate signal sources. If the input signal has a slew rate of less than 1V/μs, a negative edge can generate several additional transitions into the microcontroller even though the input signal is still within the hysteresis band. Positive edges are not affected.

The additional transitions can cause anomalous operation in any peripherals or GPIOs that use digital inputs. Most at risk are peripherals that use pull-up resistors (I<sup>2</sup>C, GPIOs) or that typically involve slower signals (sensor inputs). This behavior can affect the noise immunity of digital inputs. As a result, arbitration may be lost during communication when the I<sup>2</sup>C module is the master.

**Workaround:**

Ensure that all signals connected to digital inputs have a slew rate of at least 1V/μs. In some applications, reducing the resistance value of pull-up and pull-down resistors may be necessary. Note that R-C filters, such as low pass, on digital input signals should only be used if the slew-rate is still above 1V/μs, or if additional transitions on the falling edge can be tolerated. Adding an external Schmitt-trigger circuit is a requirement for circuits where slow transitions are unavoidable and system noise levels are high.

**Silicon Revision Affected:**

C1

**Fixed:**

Fixed in Rev C3.

## 5.2 Special configuration considerations for PB0 and PB1 when used as GPIO

### Description:

When using PB0 and PB1 as GPIO and not as USB signals, there may be excessive current draw on PB0 and PB1 due to an internal pull-down resistor when the USB controller is configured for Host or Device mode.

### Workaround:

Enable the USB module by setting the USB0 bit in the **Run Mode Clock Gating Control Register 2 (RCGC2)** register and set the DEVMODOTG bit in the **USB General-Purpose Control and Status (USBGPCS)** register to isolate PB0 and PB1 from the internal pull-down resistor.

### Silicon Revision Affected:

C1, C3, C5

### Fixed:

Not yet fixed.

## 6 General-Purpose Timers

### 6.1 The General-Purpose Timer match register does not function correctly in 32-bit mode

#### Description:

The **GPTM Timer A Match (GPTMTAMATCHR)** register triggers a match interrupt and a DMA request, if enabled, when the lower 16 bits match, regardless of the value of the upper 16 bits.

#### Workaround:

None.

#### Silicon Revision Affected:

C1, C3, C5

#### Fixed:

Not yet fixed.

### 6.2 A spurious DMA request is generated when the timer rolls over in Input-Edge Time mode

#### Description:

When the timer is in Input-Edge Time mode and rolls over after the terminal count, a spurious DMA request is generated.

#### Workaround:

Either ignore the spurious interrupt, or capture the edge time into a buffer via DMA, then the spurious interrupt can be detected by noting that the captured value is the same as the previous capture value.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

### 6.3 **A spurious DMA request is generated when the timer rolls over the 16-bit boundary**

**Description:**

When the timer is in 32-bit periodic or one-shot mode and is enabled to generate periodic DMA requests, a spurious DMA request is generated when the timer rolls past 0x0000FFFF.

**Workaround:**

Only use DMA with a 16-bit periodic timer.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

### 6.4 **The value of the prescaler register is not readable in Edge-Count mode**

**Description:**

In Edge-Count mode, the prescaler is used as an 8-bit high order extension to the 16-bit counter. When reading the **GPTM Timer n (GPTMTnR)** register as a 32-bit value, the bits [23:16] always contain the initial value of the **GPTM Timer n Prescale (GPTMTnPR)** register, that is, the "load" value of the 8-bit extension.

**Workaround:**

None.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

### 6.5 **ADC trigger and Wait-on-Trigger may assert when the timer is disabled**

**Description:**

If the value in the **GPTM Timer n Match (GPTMTnMATCHR)** register is equal to the value of the timer counter and the **TnOTE** bit in the **GPTM Control (GPTMCTL)** register is set, enabling the ADC trigger, the trigger fires even when the timer is disabled (the **TnEN** bit in the **GPTMCTL** register is clear). Similarly, if the value in the **GPTMTnMATCHR** register is equal to the value of the timer

counter and the `TnWOT` bit in the **GPTM Timer n Mode (GPTMTnMR)** register is set, enabling the Wait-on-Trigger mode, the trigger fires even when the timer is disabled.

**Workaround:**

Enable the timer before setting the `TnOTE` bit. Also, for the Wait-on-Trigger mode, ensure that the timers are configured in the order in which they will be triggered.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## 6.6 Wait-on-Trigger does not assert unless the `TnOTE` bit is set

**Description:**

Wait-on-Trigger does not assert unless the `TnOTE` bit is set in the **GPTMCTL** register.

**Workaround:**

If the `TnWOT` bit in the **GPTM Timer n Mode (GPTMTnMR)** register is set, enabling the Wait-on-Trigger mode, the `TnOTE` bit must also be set in the **GPTMCTL** register in order for the Wait-on-Trigger to fire. Note that when the `TnOTE` bit is set, the ADC trigger is also enabled.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## 6.7 Do not enable match and timeout interrupts in 16-bit PWM mode

**Description:**

16-bit PWM mode generates match and timeout interrupts in the same manner as periodic mode.

**Workaround:**

Ensure that any unwanted interrupts are masked in the **GPTMTnMR** and **GPTMIMR** registers.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## 6.8 Do not use $\mu$ DMA with 16-bit PWM mode

**Description:**

16-bit PWM mode generates match and timeout  $\mu$ DMA triggers in the same manner as periodic mode.

**Workaround:**

Do not use  $\mu$ DMA to transfer data when the timer is in 16-bit PWM mode.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## **6.9 Writing the GPTMTnV register does not change the timer value when counting up**

**Description:**

When counting up, writes to the **GPTM Timer n Value (GPTMTnV)** register do not change the timer value.

**Workaround:**

None.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## **6.10 The prescaler does not work correctly when counting up in periodic or one-shot mode**

**Description:**

When counting up, the prescaler does not work correctly in 16-bit periodic or snap-shot mode.

**Workaround:**

Do not use the prescaler when counting up in 16-bit periodic or snap-shot mode.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## **6.11 Snapshot must be enabled in both Timer A and B when in 32-bit snapshot mode**

**Description:**

When a periodic snapshot occurs in 32-bit periodic mode, only the lower 16-bit are stored into the **GPTM Timer A (GPTMTAR)** register.



**Workaround:**

If both the `TASNAPS` and `TBSNAPS` bits are set in the **GPTM Timer A Mode (GPTMTAMR)** register, the entire 32-bit snapshot value is stored in the **GPTMTAR** register.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## 7 Watchdog Timers

### 7.1 Writes to Watchdog Timer 1 module WDTLOAD register sometimes fail

**Description:**

Due to the independent clock domain of the Watchdog Timer 1 module, writes to the **Watchdog Load (WDTLOAD)** register may sometimes fail, even though the `WRC` bit in the **WDTCTL1** register is set after the write occurs.

**Workaround:**

After performing a write to the **WDTLOAD** register, read the contents back and verify that they are correct. If they are incorrect, perform the write operation again.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## 8 ADC

### 8.1 ADC hardware averaging produces erroneous results in differential mode

**Description:**

The implementation of the ADC averaging circuit does not work correctly when the ADC is sampling in differential mode and the difference between the voltages is approximately 0.0V.

**Workaround:**

Do not use hardware averaging in differential mode. Instead, use the FIFO to store results and average them in software.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## 9 UART

### 9.1 Phantom interrupts occur in Smart Card mode

**Description:**

In Smart Card mode, after receiving a valid TX interrupt, phantom parity error interrupts occur, even though all **UARTRIS** and **UARTMIS** bits are clear.

**Workaround:**

Make sure to always clear the parity error interrupt in the interrupt handler, even when the **PERIS** and **PEMIS** bits are clear.

**Silicon Revision Affected:**

C1

**Fixed:**

Fixed in Rev C3.

### 9.2 The RTRIS bit in the UARTRIS register is only set when the interrupt is enabled

**Description:**

The **RTRIS** (UART Receive Time-Out Raw Interrupt Status) bit in the **UART Raw Interrupt Status (UARTRIS)** register should be set when a receive time out occurs, regardless of the state of the **RTIM** enable bit in the **UART Interrupt Mask (UARTIM)** register. However, currently the **RTIM** bit must be set in order for the **RTRIS** bit to be set when a receive time out occurs.

**Workaround:**

For applications that require polled operation, the **RTIM** bit can be set while the UART interrupt is disabled in the NVIC using the `IntDisable(n)` function in the StellarisWare Peripheral Driver Library, where *n* is 21, 22, or 49 depending on whether UART0, UART1 or UART2 is used. With this configuration, software can poll the **RTRIS** bit, but the interrupt is not reported to the NVIC.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## 10 Ethernet Controller

### 10.1 Encoding error in the Ethernet MAC LED Encoding (MACLED) register

**Description:**

Configuring the LED0 or LED1 field of the **Ethernet MAC LED Encoding (MACLED)** register to 0x8 should cause the corresponding LED to report a combined link + activity status. However, it instead only reports activity status (i.e. exactly the same as encoding 0x1).

**Workaround:**

None.

**Silicon Revision Affected:**

C1, C3, C5

**Fixed:**

Not yet fixed.

## 11 USB

### 11.1 USB compliance test issue: USB full-speed, far-end signal compliance tests fail with 5 m cable

**Description:**

While USB packet loss has not been observed, the device is unable to pass the following USB compliance tests:

- USB Host Test B.3.3.2 Full-speed Downstream Signal Quality Test
- USB Device Test B.6.3.1 Signal Integrity Test – Upstream Signal test (full speed)

Compliance testing is based on the "USB Implementers Forum Full and Low Speed Electrical and Interoperability Compliance Test Procedure" Revision 1.3 available from [usb.org](http://usb.org) website. The compliance testing is performed using a 5 m USB certified cable between the host or device under test and the test SQiDD which is then connected to a USB compliant hub chain to the root hub. Under compliance test conditions, the rising edges of the USB D+/D- signals begin to violate the lower right corner of the full-speed eye diagram defined by the USB specification. USB certification cannot be obtained because of this erratum.

A full report on this issue, "USB Far End Signal Integrity Test Results," is available from your local TI FAE.

**Workaround:**

If a cable with a length of 1 m is used instead of a 5 m cable, the Eye diagram compliance tests all pass with adequate margin across the voltage and temperature range of the part. Under nominal voltage and temperature conditions, a cable of up to 3 m can be used and passes the eye diagram compliance tests.

**Silicon Revision Affected:**

C1, C3

**Fixed:**

Fixed in Rev C5.

## 11.2 USB compliance test issue: USB embedded host low-speed, far-end signal compliance tests fail

**Description:**

While USB packet loss has not been observed, the device is unable to pass the following USB compliance test:

■ USB Host Test B.3.3.1 Low-Speed Downstream Signal Quality Test

USB Compliance testing is based on the “USB Implementers Forum Full and Low Speed Electrical and Interoperability Compliance Test Procedure” Revision 1.3 available from usb.org website. The rising and falling edges of the USB D+/D- signals violate the lower half of the low-speed eye diagram defined by the USB specification. This erratum applies only to systems defined as a USB embedded host that support low-speed devices. USB embedded host and OTG systems that support full-speed devices only are not affected by this erratum. USB device systems are full-speed only and thus are not affected by this erratum.

A full report on this issue, "USB Far End Signal Integrity Test Results," is available from your local TI FAE.

**Workaround:**

None.

**Silicon Revision Affected:**

C1, C3

**Fixed:**

Fixed in Rev C5.

## 12 Electrical Characteristics

### 12.1 Slow $V_{DD}$ ramp may occasionally cause device failures

**Description:**

A slow  $V_{DD}$  power-on ramp may cause the LDO to start improperly. When this occurs, the microcontroller may not come out of reset properly, causing it to be in an unknown state. In most cases, a subsequent POR addresses the issue. In rare cases, flash corruption may occur. If flash corruption occurs, a POR will not address the issue.

Asserting the external  $\overline{RST}$  signal during a slow  $V_{DD}$  ramp does not resolve this issue.

**Workaround:**

The  $V_{DD}$  power supply must have a ramp-up time of 1 ms or less (5% to 90%). Because the use of the brown-out reset is not possible due to “Reset patch is required” on page 5, ensure that the power supply is stable. If the  $V_{DD}$  voltage drops, the voltage should collapse to 5% of VDD. An

external Supply Voltage Supervisor (SVS) controlling a power switch may be used to meet these requirements.

**Silicon Revision Affected:**

C1

**Fixed:**

Fixed on C3.

## Appendix A Software considerations for devices with the software patch in Flash memory

### A.1. Flash workaround interrupt handler

The “Reset patch is required” on page 5 erratum requires an interrupt handler which must be hooked to the Flash interrupt in the main vector table. This handler, `WorkaroundIntHandler()`, is located at address 0x880. A user's Flash Interrupt Handler should contain code similar to the following:

```
//*****
//
// The FLASH workaround interrupt handler
//
//*****
void
FlashIntHandler(void)
{
    //
    // Call the PATCH Code Interrupt handler
    //
    ((void (*)(void))0x881)();
}
```

... or ...

```
#define WorkaroundIntHandler ((void (*)(void))0x881)
//*****
//
// The FLASH workaround interrupt handler
//
//*****
void
FlashIntHandler(void)
{
    //
    // Call the PATCH Code Interrupt handler
    //
    WorkaroundIntHandler();
}
```

Alternatively, the vector table could simply be hard-coded as follows, to avoid one layer of function calls.

...

```
IntDefaultHandler,    // Analog Comparator 2
IntDefaultHandler,    // System Control (PLL, OSC, BO)
0x00000881,           // FLASH Control
IntDefaultHandler,    // GPIO Port F
IntDefaultHandler,    // GPIO Port G
```

...

## A.2. Software reset workaround

The “Reset patch is required” on page 5 erratum requires that SysCtlReset() and ROM\_SysCtlReset() not be used. Instead, the following code should be used:

```
#define WorkaroundSysCtlReset ((void (*)(void))0x801)
//
// Issue a software reset
//
WorkaroundSysCtlReset();
```


## A.3. Debugging considerations

When using debugging tools with the software patch, certain considerations must be observed as detailed in the following sections.

### A.3.1. Keil RealView® MDK-ARM Microcontroller Development Kit


If the debugger is configured to simply reset/connect, it attempts to disassemble code in a protected region of Flash memory. The simple solution is to configure the debugger to “load/run to main”. With this configuration, the patch code gets run and the Flash interrupt gets enabled. The PC runs to the main() function when the debugger starts. This option can be found in: Project □ Options for target '<project name>' as shown in Figure A-1 on page 23.

**Figure A-1. Navigating to the “Run to Main()” Option**



When the Options window opens, select the Debug tab. Under Debug select “Run to main()” as shown in Figure A-2 on page 24.

Figure A-2. Selecting the "Run to Main()" Option



### A.3.2. Code Red Tools Suite


Code Red Tools Suite works seamlessly. Upon startup of the debugger (in default settings), the patch code gets run and the Flash interrupt gets enabled. The code starts executing at the main() function.

### A.3.3. CodeSourcery Sourcery G++

CodeSourcery does not run the patch code by default; it starts at the main() function. To get the patch code to run, manually set the stack pointer (SP) and program counter (PC). These register can be set by accessing the "Debugger Configurations..." tab. To do this, right click on the project and select Debug As ☐ Debug Configurations as shown in Figure A-3 on page 25.




Figure A-3. Navigating to the Debugger Configurations Window




Once the “Debug Configurations” window is up, select the “Debugger” tab and check “Stop on startup at:” and enter “main” in the text box; also check “Stop on first assembler instruction” as shown in Figure A-4 on page 26.

Figure A-4. Configuring the Debugger for Correct Operation




Once the debugger is started, go to the “Memory Browser” window at the bottom of the screen and enter address 0x00000000. The first two locations show you the SP and PC for the patch as shown in Figure A-5 on page 27.

Figure A-5. Finding the Proper SP and PC to Use



Go to the “Registers” tab and enter these values for the SP and PC manually as shown in Figure A-6 on page 27.

Figure A-6. Entering the SP and PC Manually




Once the new PC and SP have been entered, click the run button. The debugger will now successfully run through the patch code and stop at the main() function.

### A.3.4. Code Composer Studio


CCS does not work by default - it hangs when the debugger loads because the default flash erase option is mass erase (which won't work because the patch code is write protected). The flash erase option must be changed to page erase. To do this, start a debug session (even though it won't work correctly) to get access to the Flash settings. Once in the debug session, go to Tools ▢ On-Chip Flash then under Erase select "Necessary Pages Only (for Program Load)" as shown in Figure A-7 on page 28.

**Figure A-7. Changing the Flash Erase Option**



To get the patch code to run, a "Core Reset" must be executed in the IDE. Go to Target ▢ Reset ▢ Core Reset to reset the core, which results in the patch code being run. To configure the IDE to perform a core reset automatically, go to Target ▢ Properties and on the left hand side of the window select CCS Debug. Once you select CCS Debug click on Target on the right hand side of the window. Scroll down until you see an option that says "Reset the target on program load or restart" and select it as shown in Figure A-8 on page 29.


Figure A-8. Configuring the IDE to Reset on Program Load



### A.3.5. IAR Embedded Workbench™ for ARM and Cortex-M3

IAR has problems executing code at address 0x0000.0000 if it is not the main() application (such as bootloader examples). As a result, the PC and SP must be manually loaded. The values to load can be found at address 0x0000.0000 and 0x0000.0004 in the memory window and loaded into the PC (0x000009B8) and SP (0x20000400) as shown in Figure A-9 on page 30.

Figure A-9. Manually Configuring the PC and SP Registers



Set a breakpoint at the main() function and run the program. This process causes the Flash memory interrupt to be enabled and the debugger to operate as expected. Note: Every time you startup the debugger or do a reset in the IDE, you need to perform this sequence.

Copyright © 2008-2011 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Texas Instruments Incorporated  
108 Wild Basin, Suite 350  
Austin, TX 78746  
<http://www.ti.com/stellaris>  
<http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm>



TEXAS  
INSTRUMENTS



Cortex  
Intelligent Processors by ARM