



3.3-V RS-485 TRANSCEIVERS

FEATURES

- Operates With a 3.3-V Supply
- Bus-Pin ESD Protection Exceeds 16 kV HBM
- 1/8 Unit-Load Option Available (Up to 256 Nodes on the Bus)
- Optional Driver Output Transition Times for Signaling Rates ⁽¹⁾ of 1 Mbps, 10 Mbps, and 32 Mbps
- Meets or Exceeds the Requirements of ANSI TIA/EIA-485-A
- Bus-Pin Short Circuit Protection From -7 V to 12 V
- Low-Current Standby Mode . . . 1 μ A Typical
- Open-Circuit, Idle-Bus, and Shorted-Bus Failsafe Receiver
- Thermal Shutdown Protection
- Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
- SN75176 Footprint

APPLICATIONS



- Digital Motor Control
- Utility Meters
- Chassis-to-Chassis Interconnects
- Electronic Security Stations
- Industrial Process Control
- Building Automation
- Point-of-Sale (POS) Terminals and Networks

DESCRIPTION

The SN65HVD10, SN75HVD10, SN65HVD11, SN75HVD11, SN65HVD12, and SN75HVD12 combine a 3-state differential line driver and differential input line receiver that operate with a single 3.3-V power supply. They are designed for balanced transmission lines and meet or exceed ANSI standard TIA/EIA-485-A and ISO 8482:1993. These differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. The drivers and receivers have active-high and active-low enables respectively, that can be externally connected together to function as direction control. Very low device standby supply current can be achieved by disabling the driver and the receiver.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or $V_{CC} = 0$. These parts feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.

**D OR P PACKAGE
(TOP VIEW)**



(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

SIGNALING RATE	UNIT LOADS	T _A	PACKAGE		SOIC MARKING
			SOIC (1)	PDIP	
32 Mbps	1/2	-40°C to 85°C	SN65HVD10D	SN65HVD10P	VP10
10 Mbps	1/8		SN65HVD11D	SN65HVD11P	VP11
1 Mbps	1/8		SN65HVD12D	SN65HVD12P	VP12
32 Mbps	1/2	-0°C to 70°C	SN75HVD10D	SN75HVD10P	VN10
10 Mbps	1/8		SN75HVD11D	SN75HVD11P	VN11
1 Mbps	1/8		SN75HVD12D	SN75HVD12P	VN12
32 Mbps	1/2	-40°C to 125°C	SN65HVD10QD	SN65HVD10QP	VP10Q
10 Mbps	1/8		SN65HVD11QD	SN65HVD11QP	VP11Q

(1) The D package is available taped and reeled. Add an R suffix to the part number (i.e., SN75HVD11DR).

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted ⁽¹⁾⁽²⁾

			SN65HVD10, SN75HVD10, SN65HVD11, SN75HVD11, SN65HVD12, SN75HVD12
			UNIT
V _{CC}	Supply voltage range		-0.3 V to 6 V
	Voltage range at A or B		-9 V to 14 V
	Input voltage range at D, DE, R or \overline{RE}		-0.5 V to V _{CC} + 0.5 V
	Voltage input range, transient pulse, A and B, through 100 Ω, see Figure 11		-50 V to 50 V
I _O	Receiver output current		-11 mA to 11 mA
Electrostatic discharge	Human body model ⁽³⁾	A, B, and GND	16 kV
		All pins	4 kV
	Charged-device model ⁽⁴⁾	All pins charge	1 kV
Continuous total power dissipation			See Dissipation Rating Table
T _J	Junction temperature		170°

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

PACKAGE DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D ⁽²⁾	597 mW	4.97 mW/°C	373 mW	298 mW	100 mW
D ⁽³⁾	990 mW	8.26 mW/°C	620 mW	496 mW	165 mW
P	1290 mW	10.75 mW/°C	806 mW	645 mW	215 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

(2) Tested in accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

(3) Tested in accordance with the High-K thermal metric definitions of EIA/JESD51-7.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range unless otherwise noted

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	3		3.6	
V_I or V_{IC}	Voltage at any bus terminal (separately or common mode)	-7 ⁽¹⁾		12	
V_{IH}	High-level input voltage	D, DE, \overline{RE}		V_{CC}	V
V_{IL}	Low-level input voltage	D, DE, \overline{RE}		0.8	
V_{ID}	Differential input voltage	Figure 7		12	
I_{OH}	High-level output current	Driver		-60	mA
		Receiver		-8	
I_{OL}	Low-level output current	Driver		60	mA
		Receiver		8	
R_L	Differential load resistance	54	60		Ω
C_L	Differential load capacitance		50		pF
	Signaling rate	HVD10		32	
		HVD11		10	Mbps
		HVD12		1	
T_J ⁽²⁾	Junction temperature			145	$^{\circ}\text{C}$

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

(2) See thermal characteristics table for information regarding this specification.

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}	Input clamp voltage	$I_I = -18 \text{ mA}$	-1.5		V
$ V_{OD} $	Differential output voltage ⁽²⁾	$I_O = 0$	2	V_{CC}	
		$R_L = 54 \Omega$, See Figure 1	1.5		V
		$V_{test} = -7 \text{ V to } 12 \text{ V}$, See Figure 2	1.5		
$\Delta V_{OD} $	Change in magnitude of differential output voltage	See Figure 1 and Figure 2	-0.2	0.2	V
$V_{OC(PP)}$	Peak-to-peak common-mode output voltage		400		mV
$V_{OC(SS)}$	Steady-state common-mode output voltage	See Figure 3	1.4	2.5	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage		-0.05	0.05	V
I_{OZ}	High-impedance output current	See receiver input currents			
I_I	Input current	D	-100	0	μA
		DE	0	100	
I_{OS}	Short-circuit output current	$-7 \text{ V} \leq V_O \leq 12 \text{ V}$	-250	250	mA
$C_{(OD)}$	Differential output capacitance	$V_{OD} = 0.4 \sin(4E6\pi t) + 0.5 \text{ V}$, DE at 0 V	16		pF
I_{CC}	Supply current	\overline{RE} at V_{CC} , D & DE at V_{CC} , No load	9	15.5	mA
		\overline{RE} at V_{CC} , D at V_{CC} , DE at 0 V, No load	1	5	μA
		\overline{RE} at 0 V, D & DE at V_{CC} , No load	9	15.5	mA

(1) All typical values are at 25 $^{\circ}\text{C}$ and with a 3.3-V supply.

(2) For $T_A > 85^{\circ}\text{C}$, V_{CC} is $\pm 5\%$.

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	HVD10	5	8.5	16	ns
		HVD11	18	25	40	
		HVD12	135	200	300	
t_{PHL}	Propagation delay time, high-to-low-level output	HVD10	5	8.5	16	ns
		HVD11	18	25	40	
		HVD12	135	200	300	
t_r	Differential output signal rise time	HVD10	3	4.5	10	ns
		HVD11	10	20	30	
		HVD12	100	170	300	
t_f	Differential output signal fall time	HVD10	3	4.5	10	ns
		HVD11	10	20	30	
		HVD12	100	170	300	
$t_{sk(p)}$	Pulse skew ($ t_{PHL} - t_{PLH} $)	HVD10			1.5	ns
		HVD11			2.5	
		HVD12			7	
$t_{sk(pp)}^{(2)}$	Part-to-part skew	HVD10			6	ns
		HVD11			11	
		HVD12			100	
t_{PZH}	Propagation delay time, high-impedance-to-high-level output	HVD10			31	ns
		HVD11			55	
		HVD12			300	
t_{PHZ}	Propagation delay time, high-level-to-high-impedance output	HVD10			25	ns
		HVD11			55	
		HVD12			300	
t_{PZL}	Propagation delay time, high-impedance-to-low-level output	HVD10			26	ns
		HVD11			55	
		HVD12			300	
t_{PLZ}	Propagation delay time, low-level-to-high-impedance output	HVD10			26	ns
		HVD11			75	
		HVD12			400	
t_{PZH}	Propagation delay time, standby-to-high-level output	$R_L = 110\ \Omega$, \overline{RE} at 3 V, See Figure 5			6	μs
t_{PZL}	Propagation delay time, standby-to-low-level output	$R_L = 110\ \Omega$, \overline{RE} at 3 V, See Figure 6			6	μs

(1) All typical values are at 25°C and with a 3.3-V supply.

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	I _O = -8 mA			-0.01	V
V _{IT-}	Negative-going input threshold voltage	I _O = 8 mA	-0.2			
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})			35		mV
V _{IK}	Enable-input clamp voltage	I _I = -18 mA	-1.5			V
V _{OH}	High-level output voltage	V _{ID} = 200 mV, I _{OH} = -8 mA, See Figure 7	2.4			V
V _{OL}	Low-level output voltage	V _{ID} = -200 mV, I _{OL} = 8 mA, See Figure 7			0.4	V
I _{OZ}	High-impedance-state output current	V _O = 0 or V _{CC} , \overline{RE} at V _{CC}	-1		1	μA
I _I	Bus input current	V _A or V _B = 12 V		0.05	0.11	mA
		V _A or V _B = 12 V, V _{CC} = 0 V		0.06	0.13	
		V _A or V _B = -7 V	-0.1	-0.05		
		V _A or V _B = -7 V, V _{CC} = 0 V	-0.05	-0.04		
		V _A or V _B = 12 V		0.2	0.5	mA
		V _A or V _B = 12 V, V _{CC} = 0 V		0.25	0.5	
		V _A or V _B = -7 V	-0.4	-0.2		
		V _A or V _B = -7 V, V _{CC} = 0 V	-0.4	-0.15		
I _{IH}	High-level input current, \overline{RE}	V _{IH} = 2 V	-30		0	μA
I _{IL}	Low-level input current, \overline{RE}	V _{IL} = 0.8 V	-30		0	μA
C _{ID}	Differential input capacitance	V _{ID} = 0.4 sin (4E6πt) + 0.5 V, DE at 0 V		15		pF
I _{CC}	Supply current	\overline{RE} at 0 V, D & DE at 0 V, No load Receiver enabled and driver disabled		4	8	mA
		\overline{RE} at V _{CC} , D at V _{CC} , DE at 0 V, No load Receiver disabled and driver disabled (standby)		1	5	μA
		\overline{RE} at 0 V, D & DE at V _{CC} , No load Receiver enabled and driver enabled		9	15.5	mA

(1) All typical values are at 25°C and with a 3.3-V supply.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER			TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output	HVD10	V _{ID} = -1.5 V to 1.5 V, C _L = 15 pF, See Figure 8	12.5	20	25	ns
t _{PHL}	Propagation delay time, high-to-low-level output	HVD10		12.5	20	25	
t _{PLH}	Propagation delay time, low-to-high-level output	HVD11 HVD12		30	55	70	ns
t _{PHL}	Propagation delay time, high-to-low-level output	HVD11 HVD12		30	55	70	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	HVD10				1.5	ns
		HVD11				4	
		HVD12				4	
t _{sk(pp)} ⁽²⁾	Part-to-part skew	HVD10				8	ns
		HVD11				15	
		HVD12				15	
t _r	Output signal rise time		C _L = 15 pF, See Figure 8	1	2	5	ns
t _f	Output signal fall time			1	2	5	
t _{PZH} ⁽¹⁾	Output enable time to high level		C _L = 15 pF, DE at 3 V, See Figure 9			15	ns
t _{PZL} ⁽¹⁾	Output enable time to low level					15	
t _{PHZ}	Output disable time from high level					20	
t _{PLZ}	Output disable time from low level					15	
t _{PZH} ⁽²⁾	Propagation delay time, standby-to-high-level output		C _L = 15 pF, DE at 0, See Figure 10			6	μs
t _{PZL} ⁽²⁾	Propagation delay time, standby-to-low-level output					6	

(1) All typical values are at 25°C and with a 3.3-V supply

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

THERMAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted ⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
θ _{JA}	Junction-to-ambient thermal resistance ⁽²⁾	High-K board ⁽³⁾ , No airflow	D pkg		121		°C/W
		No airflow ⁽⁴⁾	P pkg		93		
θ _{JB}	Junction-to-board thermal resistance	High-K board	D pkg		67		
		See ⁽⁴⁾	P pkg		57		
θ _{JC}	Junction-to-case thermal resistance		D pkg		41		
			P pkg		55		
P _D	Device power dissipation	R _L = 60 Ω, C _L = 50 pF, DE at V _{CC} , RE at 0 V, Input to D a 50% duty cycle square wave at indicated signaling rate	HVD10 (32 Mbps)		198	250	mW
			HVD11 (10 Mbps)		141	176	
			HVD12 (500 kbps)		133	161	
T _A	Ambient air temperature	High-K board, No airflow	D pkg	-40		116	°C
		No airflow ⁽⁴⁾	P pkg	-40		123	
T _{JSD}	Thermal shutdown junction temperature				165		

(1) See *Application Information* section for an explanation of these parameters.

(2) The intent of θ_{JA} specification is solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment.

(3) JSD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

(4) JESD51-10, Test Boards for Through-Hole Perimeter Leaded Package Thermal Measurements.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V_{OD} Test Circuit and Voltage and Current Definitions







Figure 2. Driver V_{OD} With Common-Mode Loading Test Circuit





Input: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_O = 50 \Omega$

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_O = 50 \Omega$

Figure 4. Driver Switching Test Circuit and Voltage Waveforms




Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_O = 50 \Omega$

Figure 5. Driver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)



Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_o = 50 \Omega$

Figure 6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms






Figure 7. Receiver Voltage and Current Definitions



Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_o = 50 \Omega$

Figure 8. Receiver Switching Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_o = 50$ Ω




Figure 9. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled

PARAMETER MEASUREMENT INFORMATION (continued)





Figure 10. Receiver Enable Time From Standby (Driver Disabled)



NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 11. Test Circuit, Transient Over Voltage Test

PARAMETER MEASUREMENT INFORMATION (continued)

FUNCTION TABLES

DRIVER⁽¹⁾

		OUTPUTS	
INPUT D	ENABLE DE	A	B
H	H	H	L
L	H	L	H
X	L	Z	Z
Open	H	H	L


- (1) H = high level
 L = low level
 Z = high impedance
 X = irrelevant
 ? = indeterminate

RECEIVER⁽¹⁾

DIFFERENTIAL INPUTS $V_{ID} = V_A - V_B$	ENABLE RE	OUTPUT R
$V_{ID} \leq -0.2 \text{ V}$	L	L
$-0.2 \text{ V} < V_{ID} < -0.01 \text{ V}$	L	?
$-0.01 \text{ V} \leq V_{ID}$	L	H
X	H	Z
Open Circuit	L	H
Short circuit	L	H

- (1) H = high level
 L = low level
 Z = high impedance
 X = irrelevant
 ? = indeterminate

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



	R1/R2	R3
SN65HVD10	9 kΩ	45 kΩ
SN65HVD11	36 kΩ	180 kΩ
SN65HVD12	36 kΩ	180 kΩ

TYPICAL CHARACTERISTICS




Figure 12.




Figure 13.




Figure 14.




Figure 15.

TYPICAL CHARACTERISTICS (continued)




Figure 16.




Figure 17.




Figure 18.




Figure 19.

TYPICAL CHARACTERISTICS (continued)




Figure 20.




Figure 21.





Figure 22. Driver Enable Time From DE to V_{OD}

The time $t_{pZL}(x)$ is the measure from DE to $V_{OD}(x)$. V_{OD} is valid when it is greater than 1.5 V.

APPLICATION INFORMATION



Device	Number of Devices on Bus
HVD10	64
HVD11	256
HVD12	256

NOTE: The line should be terminated at both ends with its characteristic impedance ($R_T = Z_0$). Stub lengths off the main line should be kept as short as possible.

Figure 23. Typical Application Circuit




Figure 24. HVD12 Input and Output Through 2000 Feet of Cable

An example application for the HVD12 is illustrated in [Figure 23](#). Two HVD12 transceivers are used to communicate data through a 2000 foot (600 m)

length of Commscope 5524 category 5e+ twisted pair cable. The bus is terminated at each end by a 100- Ω resistor, matching the cable characteristic impedance. [Figure 24](#) illustrates operation at a signaling rate of 250 kbps.

THERMAL CHARACTERISTICS OF IC PACKAGES

θ_{JA} (**Junction-to-Ambient Thermal Resistance**) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

θ_{JA} is *not* a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

θ_{JA} can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. θ_{JA} is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best case in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in θ_{JA} can be measured between these two test cards.

θ_{JC} (**Junction-to-Case Thermal Resistance**) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

θ_{JC} is a useful thermal characteristic when a heatsink is applied to package. It is *not* a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with θ_{JB} in 1-dimensional thermal simulation of a package system.

θ_{JB} (**Junction-to-Board Thermal Resistance**) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. θ_{JB} is only defined for the high-k test card.

θ_{JB} provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system, see [Figure 25](#).




Figure 25. Thermal Resistance

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65HVD10D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD10DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD10DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD10DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD10P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD10PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD10QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD10QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD10QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD10QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD10QP	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD10QPE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD11D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD11DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD11DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD11DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD11P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD11PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD11QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD11QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD11QDRG4	ACTIVE	SOIC	D	8		TBD	Call TI	Call TI
SN65HVD11QP	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD11QPE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD12D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD12DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65HVD12DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD12DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD12P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD12PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD10D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD10DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD10DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD10DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD10P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD10PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD11D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD11DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD11DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD11DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD11P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD11PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD12D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD12DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD12DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD12DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD12P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD12PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Carrier tape design is defined largely by the component length, width, and thickness.

A_o = Dimension designed to accommodate the component width.
B_o = Dimension designed to accommodate the component length.
K_o = Dimension designed to accommodate the component thickness.
W = Overall width of the carrier tape.
P = Pitch between successive cavity centers.



TAPE AND REEL INFORMATION


Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD10QDR	D	8	FMX	330	0	6.4	5.2	2.1	8	12	PKGORN T1TR-MS P
SN65HVD11DR	D	8	FMX	330	0	6.4	5.2	2.1	8	12	PKGORN T1TR-MS P
SN65HVD11QDR	D	8	FMX	330	0	6.4	5.2	2.1	8	12	PKGORN T1TR-MS P
SN65HVD12DR	D	8	FMX	330	0	6.4	5.2	2.1	8	12	PKGORN T1TR-MS P
SN75HVD10DR	D	8	FMX	330	0	6.4	5.2	2.1	8	12	PKGORN T1TR-MS P
SN75HVD11DR	D	8	FMX	330	0	6.4	5.2	2.1	8	12	PKGORN T1TR-MS P
SN75HVD12DR	D	8	FMX	330	0	6.4	5.2	2.1	8	12	PKGORN T1TR-MS P



TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN65HVD10QDR	D	8	FMX	342.9	336.6	20.6
SN65HVD11DR	D	8	FMX	342.9	336.6	20.6
SN65HVD11QDR	D	8	FMX	342.9	336.6	20.6
SN65HVD12DR	D	8	FMX	342.9	336.6	20.6
SN75HVD10DR	D	8	FMX	342.9	336.6	20.6

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN75HVD11DR	D	8	FMX	342.9	336.6	20.6
SN75HVD12DR	D	8	FMX	342.9	336.6	20.6



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



4040047-2/H 11/2006

NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
-  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
-  D. Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
Low Power Wireless	www.ti.com/lpw

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated