


REV	Description	Date
V1.0	First Release	2016-7-12


# AX7010/AX7020 Schematics





## ZYNQ硬件平台



Page Number	Description
Page01	Cover Page
Page02	Block Diagram
Page03	Zynq-7000 JTAG & Bank0
Page04	Zynq-7000 MIO Config
Page05	Zynq-7000 Bank13-34-35
Page06	Zynq-7000 Bank502
Page07	Zynq-7000 Power
Page08	DDR3
Page09	GPHY
Page10	USB OTG
Page11	FLASH, RTC, EEPROM
Page12	LED, KEY
Page13	UART, SD
Page14	HDMI
Page15	EXTEND IO
Page16	POWER



# AX7020开发板









- 11 RTC\_SCLK
- 11 EEPROM\_I2C\_SCL
- 15 IO1\_15P
- 15 IO1\_15N
- 15 IO1\_14P
- 15 IO1\_14N
- 15 IO1\_12P
- 15 IO1\_12N
- 15 IO1\_13P
- 15 IO1\_13N
- 15 IO1\_11P
- 15 IO1\_11N
- 15 IO1\_2P
- 15 IO1\_2N
- 15 IO1\_3P
- 15 IO1\_3N
- 15 IO1\_5P
- 15 IO1\_5N
- 15 IO1\_9P
- 15 IO1\_9N
- 15 IO1\_4P
- 15 IO1\_4N

- R19
- T19
- T11
- T10
- T12
- U12
- U13
- V13
- V12
- W13
- T14
- T15
- P14
- R14
- Y16
- Y17
- W14
- Y14
- T16
- U17
- V15
- W15




- U14
- U15
- U18
- U19
- N18
- P20
- T20
- U20
- V20
- W20
- Y18
- Y19
- V16
- W16
- R16
- R17
- T17
- R18
- V18
- V18
- W18
- W19
- N17
- P18
- P15
- P16

- IO1\_7P
- IO1\_7N
- EEPROM\_I2C\_SDA
- HDMI\_CLK\_P
- HDMI\_CLK\_N
- HDMI\_D2\_P
- HDMI\_D2\_N
- HDMI\_D1\_P
- HDMI\_D1\_N
- HDMI\_D0\_P
- HDMI\_D0\_N
- HDMI\_HPD
- HDMI\_OUT\_EN
- HDMI\_SDA
- KEY4
- KEY3
- HDMI\_SCL
- IO1\_10P
- IO1\_10N
- IO1\_1P
- IO1\_1N
- IO1\_6P
- IO1\_6N
- IO1\_8P
- IO1\_8N




- 15 IO1\_17P
- 15 IO1\_17N
- 15 IO1\_16P
- 15 IO1\_16N
- 15 IO2\_12P
- 15 IO2\_12N
- 15 IO2\_13P
- 15 IO2\_13N
- 15 IO2\_11N
- 15 IO2\_6P
- 15 IO2\_6N
- 15 IO2\_11P
- 15 IO2\_11N
- 15 IO2\_5P
- 15 IO2\_5N
- 15 IO2\_8P
- 15 IO2\_8N

- G14
- J15
- C20
- B20
- B19
- A20
- E17
- D18
- D19
- D20
- E18
- E19
- F16
- F17
- M19
- M20
- M17
- M18
- L19
- L20
- K19
- J19




- L16
- L17
- K17
- K18
- H16
- H17
- J18
- H18
- F19
- F20
- G17
- G18
- J20
- H20
- G19
- G20
- H15
- G15
- K14
- J14
- N15
- N16
- L15
- M14
- M15
- K16
- J16

- IO2\_10P
- IO2\_10N
- IO2\_7P
- IO2\_7N
- IO2\_15P
- IO2\_15N
- IO2\_4P
- IO2\_4N
- IO2\_2P
- IO2\_2N
- IO2\_14P
- IO2\_14N
- IO2\_9P
- IO2\_9N
- IO2\_3P
- IO2\_3N
- IO2\_16P
- IO2\_16N
- IO2\_17P
- IO2\_17N
- KEY1
- KEY2
- RTC\_DATA
- RTC\_RESET
- LED1
- LED2
- LED3
- LED4







为了PCB走线方便, DDR3数据线组内 (DQS除外) 可以任意交换。  
XILINX 的UG933文档的PAGE66有以下说明:










Table 5-12: DDR Routing Topology


















### Ethernet Port






**J28/J29 Connect: Host Mode**  
**J28/J29 Not Connect: Slave/OTG Mode**






### USB Uart








### SD Card Connector











# FPGA 40 PIN External IO



## MIO Connector

5V/2A AC Adapter



**Power On Sequence:**  
 1.0V -> 1.8V -> 1.5V -> 3.3V -> VCCIO

