






电源插座供电
















USB供电







螺丝孔接地



Title		
POWER		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Monday, September 16, 2013	Sheet 1 of 4





Title			FPGA
Size	Document Number	Rev	
B	<Doc>	<RevCode>	
Date:	Monday, September 16, 2013	Sheet	2 of 4



Title		
FPGA POWER		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, August 27, 2013	Sheet 3 of 4

/DRAM_CS >> /DRAM_CS
 DRAM_BA1 >> DRAM_BA1
 DRAM_BA0 >> DRAM_BA0
 DRAM_CLK >> DRAM_CLK
 DRAM_CKE >> DRAM_CKE
 /DRAM_RAS >> /DRAM_RAS
 /DRAM_CAS >> /DRAM_CAS
 /DRAM_WE >> /DRAM_WE
 DRAM_LDQM >> DRAM_LDQM
 DRAM_UDQM >> DRAM_UDQM
 DRAM_A[0:11] >> DRAM_A[0:11]
 DRAM_D[0:15] >> DRAM_D[0:15]

DRAM_A0 23 A0 DQ0 2 DRAM_D0
 DRAM_A1 24 A1 DQ1 4 DRAM_D1
 DRAM_A2 25 A2 DQ2 5 DRAM_D2
 DRAM_A3 26 A3 DQ3 7 DRAM_D3
 DRAM_A4 29 A4 DQ4 8 DRAM_D4
 DRAM_A5 30 A5 DQ5 10 DRAM_D5
 DRAM_A6 31 A6 DQ6 11 DRAM_D6
 DRAM_A7 32 A7 DQ7 13 DRAM_D7
 DRAM_A8 33 A8 DQ8 42 DRAM_D8
 DRAM_A9 34 A9 DQ9 44 DRAM_D9
 DRAM_A10 22 A10 DQ10 45 DRAM_D10
 DRAM_A11 35 A11 DQ11 47 DRAM_D11
 DRAM_CLK 38 CLK DQ12 48 DRAM_D12
 DRAM_BA0 20 BA0 DQ13 50 DRAM_D13
 DRAM_BA1 21 BA1 DQ14 51 DRAM_D14
 /DRAM_CS 19 CS LDQM 15 DRAM_LDQM
 /DRAM_CAS 17 CAS UDQM 39 DRAM_UDQM
 /DRAM_RAS 18 RAS VDD_3V3
 DRAM_CKE 37 CKE VDD 1 14
 /DRAM_WE 16 WE VDD 27
 VDDQ 3
 VDDQ 9
 VDDQ 43
 VDDQ 49



Title		
SDRAM		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, August 27, 2013	Sheet 4 of 4