ispLEVER Classic 1.7.00.05.28.13 Fitter Report File

Copyright(C), 1992-2012, Lattice Semiconductor Corporation

All Rights Reserved

The Basic/Detailed Report Format can be selected in the dialog box Tools->Fitter Report File Format... Project_Summary
Project Name : led_sw_key Project Path : J:\My_Workspace\led_sw_key\par_LC4128V Project Fitted on : Mon Sep 20 13:55:57 2010 Device : M4128_64 Package : 100 GLB Input Mux Size : 19 Available Blocks : 8 Speed : -10 Part Number : LC4128V-10T100I Source Format : Pure_Verilog_HDL Project 'led_sw_key' Fit Successfully! Compilation_Times
Prefit Time 0 secs Load Design Time 0.22 secs Partition Time 0.00 secs Place Time 0.00 secs Route Time 0.00 secs Total Fit Time 00:00:01 Design_Summary
Total Input Pins 4 Total Logic Functions 2 Total Output Pins 2 Total Bidir I/O Pins 0 Total Buried Nodes 0 Total Flip-Flops 2 Total D Flip-Flops 2 Total T Flip-Flops 0 Total Latches 0 Total Product Terms 6 Total Reserved Pins 0 Total Locked Pins 6 Total Locked Nodes 0 Total Unique Output Enables 0 Total Unique Clocks 1 Total Unique Clock Enables 0 Total Unique Resets 1 Total Unique Presets 0 Fmax Logic Levels - Device_Resource_Summary
Device Total Used Not Used Utilization ----------------------------------------------------------------------- Dedicated Pins Clock/Input Pins 4 2 2 --> 50 Input-Only Pins 6 0 6 --> 0 I/O / Enable Pins 2 0 2 --> 0 I/O Pins 62 4 58 --> 6 Logic Functions 128 2 126 --> 1 Input Registers 64 0 64 --> 0 GLB Inputs 288 3 285 --> 1 Logical Product Terms 640 2 638 --> 0 Occupied GLBs 8 2 6 --> 25 Macrocells 128 2 126 --> 1 Control Product Terms: GLB Clock/Clock Enables 8 0 8 --> 0 GLB Reset/Presets 8 0 8 --> 0 Macrocell Clocks 128 0 128 --> 0 Macrocell Clock Enables 128 0 128 --> 0 Macrocell Enables 128 0 128 --> 0 Macrocell Resets 128 0 128 --> 0 Macrocell Presets 128 0 128 --> 0 Global Routing Pool 220 3 217 --> 1 GRP from IFB .. 3 .. --> .. (from input signals) .. 3 .. --> .. (from output signals) .. 0 .. --> .. (from bidir signals) .. 0 .. --> .. GRP from MFB .. 0 .. --> .. ---------------------------------------------------------------------- <Note> 1 : The available PT is the product term that has not been used. <Note> 2 : IFB is I/O feedback. <Note> 3 : MFB is macrocell feedback. GLB_Resource_Summary
# of PT --- Fanin --- I/O Input Macrocells Macrocells Logic clusters Unique Shared Total Pins Regs Used Inaccessible available PTs used ------------------------------------------------------------------------------------------- Maximum GLB 36 *(1) 8 -- -- 16 80 16 ------------------------------------------------------------------------------------------- GLB A 0 0 0 0/8 0 0 0 16 0 0 GLB B 0 0 0 2/8 0 0 0 16 0 0 GLB C 2 1 3 2/8 0 2 0 14 2 2 GLB D 0 0 0 0/8 0 0 0 16 0 0 ------------------------------------------------------------------------------------------- GLB E 0 0 0 0/8 0 0 0 16 0 0 GLB F 0 0 0 0/8 0 0 0 16 0 0 GLB G 0 0 0 0/8 0 0 0 16 0 0 GLB H 0 0 0 0/8 0 0 0 16 0 0 ------------------------------------------------------------------------------------------- TOTALS: 2 1 3 4/64 0 2 0 126 2 2 <Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB. <Note> 2 : Four rightmost columns above reflect last status of the placement process. GLB_Control_Summary
Shared Shared | Mcell Mcell Mcell Mcell Mcell Clk/CE Rst/Pr | Clock CE Enable Reset Preset ------------------------------------------------------------------------------ Maximum GLB 1 1 16 16 16 16 16 ============================================================================== GLB A 0 0 0 0 0 0 0 GLB B 0 0 0 0 0 0 0 GLB C 0 0 0 0 0 0 0 GLB D 0 0 0 0 0 0 0 ------------------------------------------------------------------------------ GLB E 0 0 0 0 0 0 0 GLB F 0 0 0 0 0 0 0 GLB G 0 0 0 0 0 0 0 GLB H 0 0 0 0 0 0 0 ------------------------------------------------------------------------------ <Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB. Optimizer_and_Fitter_Options
Pin Assignment : Yes Group Assignment : No Pin Reservation : No @Ignore_Project_Constraints : Pin Assignments : No Keep Block Assignment -- Keep Segment Assignment -- Group Assignments : No Macrocell Assignment : No Keep Block Assignment -- Keep Segment Assignment -- @Backannotate_Project_Constraints Pin Assignments : No Pin And Block Assignments : No Pin, Macrocell and Block : No @Timing_Constraints : No @Global_Project_Optimization : Balanced Partitioning : Yes Spread Placement : Yes Note : Pack Design : Balanced Partitioning = No Spread Placement = No Spread Design : Balanced Partitioning = Yes Spread Placement = Yes @Logic_Synthesis : Logic Reduction : Yes Node Collapsing : FMAX Fmax_Logic_Level : 1 D/T Synthesis : Yes XOR Synthesis : Yes Max. P-Term for Collapsing : 16 Max. P-Term for Splitting : 80 Max Symbols : 24 @Utilization_options Max. % of Macrocells used : 100 @Usercode BFA0 (HEX) @IO_Types Default = LVCMOS18 (2) @Output_Slew_Rate Default = FAST (2) @Power Default = HIGH (2) @Pull Default = PULLUP_UP (2) @Fast_Bypass Default = None (2) @ORP_Bypass Default = None @Input_Registers Default = None (2) @Register_Powerup Default = None Device Options: <Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not follow the drive level set for the Global Configure Unused I/O Option. <Note> 2 : For user-specified constraints on individual signals, refer to the Output, Bidir and Buried Signal Lists. Pinout_Listing
| Pin | Bank |GLB |Assigned| | Signal| Pin No| Type |Number|Pad |Pin | I/O Type | Type | Signal name -------------------------------------------------------------------------- 1 | GND | - | | | | | 2 | TDI | - | | | | | 3 | I_O | 0 |B0 | | | | 4 | I_O | 0 |B2 | | | | 5 | I_O | 0 |B4 | | | | 6 | I_O | 0 |B6 | | | | 7 |GNDIO0 | - | | | | | 8 | I_O | 0 |B8 | * |LVCMOS18 | Input |sw_key_0_ 9 | I_O | 0 |B10 | * |LVCMOS18 | Input |sw_key_1_ 10 | I_O | 0 |B12 | | | | 11 | I_O | 0 |B13 | | | | 12 | IN0 | 0 | | | | | 13 |VCCIO0 | - | | | | | 14 | I_O | 0 |C14 | | | | 15 | I_O | 0 |C12 | | | | 16 | I_O | 0 |C10 | | | | 17 | I_O | 0 |C8 | | | | 18 |GNDIO0 | - | | | | | 19 | I_O | 0 |C6 | * |LVCMOS18 | Output|led_0_ 20 | I_O | 0 |C5 | * |LVCMOS18 | Output|led_1_ 21 | I_O | 0 |C4 | | | | 22 | I_O | 0 |C2 | | | | 23 | IN1 | 0 | | | | | 24 | TCK | - | | | | | 25 | VCC | - | | | | | 26 | GND | - | | | | | 27 | IN2 | 0 | | | | | 28 | I_O | 0 |D13 | | | | 29 | I_O | 0 |D12 | | | | 30 | I_O | 0 |D10 | | | | 31 | I_O | 0 |D8 | | | | 32 |GNDIO0 | - | | | | | 33 |VCCIO0 | - | | | | | 34 | I_O | 0 |D6 | | | | 35 | I_O | 0 |D4 | | | | 36 | I_O | 0 |D2 | | | | 37 | I_O | 0 |D0 | | | | 38 |INCLK1 | 0 | | | | | 39 |INCLK2 | 1 | | | | | 40 | VCC | - | | | | | 41 | I_O | 1 |E0 | | | | 42 | I_O | 1 |E2 | | | | 43 | I_O | 1 |E4 | | | | 44 | I_O | 1 |E6 | | | | 45 |VCCIO1 | - | | | | | 46 |GNDIO1 | - | | | | | 47 | I_O | 1 |E8 | | | | 48 | I_O | 1 |E10 | | | | 49 | I_O | 1 |E12 | | | | 50 | I_O | 1 |E14 | | | | 51 | GND | - | | | | | 52 | TMS | - | | | | | 53 | I_O | 1 |F0 | | | | 54 | I_O | 1 |F2 | | | | 55 | I_O | 1 |F4 | | | | 56 | I_O | 1 |F6 | | | | 57 |GNDIO1 | - | | | | | 58 | I_O | 1 |F8 | | | | 59 | I_O | 1 |F10 | | | | 60 | I_O | 1 |F12 | | | | 61 | I_O | 1 |F13 | | | | 62 | IN3 | 1 | | | | | 63 |VCCIO1 | - | | | | | 64 | I_O | 1 |G14 | | | | 65 | I_O | 1 |G12 | | | | 66 | I_O | 1 |G10 | | | | 67 | I_O | 1 |G8 | | | | 68 |GNDIO1 | - | | | | | 69 | I_O | 1 |G6 | | | | 70 | I_O | 1 |G5 | | | | 71 | I_O | 1 |G4 | | | | 72 | I_O | 1 |G2 | | | | 73 | IN4 | 1 | | | | | 74 | TDO | - | | | | | 75 | VCC | - | | | | | 76 | GND | - | | | | | 77 | IN5 | 1 | | | | | 78 | I_O | 1 |H13 | | | | 79 | I_O | 1 |H12 | | | | 80 | I_O | 1 |H10 | | | | 81 | I_O | 1 |H8 | | | | 82 |GNDIO1 | - | | | | | 83 |VCCIO1 | - | | | | | 84 | I_O | 1 |H6 | | | | 85 | I_O | 1 |H4 | | | | 86 | I_O | 1 |H2 | | | | 87 | I_O/OE| 1 |H0 | | | | 88 |INCLK3 | 1 | | * |LVCMOS18 | Input |reset_n 89 |INCLK0 | 0 | | * |LVCMOS18 | Input |clk 90 | VCC | - | | | | | 91 | I_O/OE| 0 |A0 | | | | 92 | I_O | 0 |A2 | | | | 93 | I_O | 0 |A4 | | | | 94 | I_O | 0 |A6 | | | | 95 |VCCIO0 | - | | | | | 96 |GNDIO0 | - | | | | | 97 | I_O | 0 |A8 | | | | 98 | I_O | 0 |A10 | | | | 99 | I_O | 0 |A12 | | | | 100 | I_O | 0 |A14 | | | | -------------------------------------------------------------------------- <Note> GLB Pad : This notation refers to the GLB I/O pad number in the device. <Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins). <Note> Pin Type : ClkIn : Dedicated input or clock pin CLK : Dedicated clock pin I_O : Input/Output pin INP : Dedicated input pin JTAG : JTAG Control and test pin NC : No connected Input_Signal_List
Input Pin Fanout Pin GLB Type Pullup Signal -------------------------------------------- 89 -- INCLK -------- Up clk 88 -- INCLK 1 --C----- Up reset_n 8 B I/O 1 --C----- Up sw_key_0_ 9 B I/O 1 --C----- Up sw_key_1_ -------------------------------------------- Output_Signal_List
I C P R P O Output N L Mc R E U C O F B Fanout Pin GLB P LL PTs S Type E S P E E P P Slew Pullup Signal ----------------------------------------------------------------------- 19 C 2 - 1 1 DFF * R -------- Fast Up led_0_ 20 C 2 - 1 1 DFF * R -------- Fast Up led_1_ ----------------------------------------------------------------------- <Note> CLS = Number of clusters used INP = Number of input signals PTs = Number of product terms LL = Number of logic levels PRE = Has preset equation RES = Has reset equation PUP = Power-Up initial state: R=Reset, S=Set CE = Has clock enable equation OE = Has output enable equation FP = Fast path used OBP = ORP bypass used Bidir_Signal_List
I C P R P O Bidir N L Mc R E U C O F B Fanout Pin GLB P LL PTs S Type E S P E E P P Slew Pullup Signal ----------------------------------------------------------------------- ----------------------------------------------------------------------- <Note> CLS = Number of clusters used INP = Number of input signals PTs = Number of product terms LL = Number of logic levels PRE = Has preset equation RES = Has reset equation PUP = Power-Up initial state: R=Reset, S=Set CE = Has clock enable equation OE = Has output enable equation FP = Fast path used OBP = ORP bypass used Buried_Signal_List
PostFit_Equations
led_0_.D = !sw_key_0_ ; (1 pterm, 1 signal) led_0_.C = clk ; (1 pterm, 1 signal) led_0_.AR = !reset_n ; (1 pterm, 1 signal) led_1_.D = !sw_key_1_ ; (1 pterm, 1 signal) led_1_.C = clk ; (1 pterm, 1 signal) led_1_.AR = !reset_n ; (1 pterm, 1 signal)