


5 4 3 2 1






Num	Description	Num	Description
1	1_POWER	6	
2	2_INTERFACE	7	
3	3_FPGA	8	
4	4_FLASH_SDRAM	9	
5		10	



Niello Power Model: DB2C8 2010-2012 @ NIELLO POWER <i>Http://www.heijin.org</i>			
Date	2011.3.18	Version	3.0

5 4 3 2 1


Power Input: 5V






Title		
1_Power		
Size A	Document Number	Rev
	Http://www.heijin.org	3.0
Date:	Monday, September 12, 2011	Sheet 1 of 4



Correspond to the bottom board J7





Correspond to the bottom board J6




Title 2_INTERFACE				
Size A	Document Number <i>Http://www.heijin.org</i>			Rev 3.0
Date:	Monday, September 12, 2011	Sheet	2 of 4	


AS




RESET KEY














```
CONFIG_KEY
```




LED




FPGA





SDRAM



FLASH

